


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

 [Search Results](#)[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)Results for "(sbus<in>metadata) <and> (fpga<in>metadata)"

Your search matched 4 of 1168854 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Publication year in Ascending order.

[» View Session History](#)[» New Search](#)**Modify Search**[» Key](#) >>**IEEE JNL** IEEE Journal or Magazine Check to search only within this results set**IEE JNL** IEE Journal or MagazineDisplay Format: Citation Citation & Abstract**IEEE CNF** IEEE Conference Proceeding

Select Article Information

IEE CNF IEE Conference Proceeding**1. An SBus Monitor Board**

Xie, H.A.; Forward, K.E.; Adams, K.M.; Leask, D.;
 Field-Programmable Gate Arrays, 1995. FPGA '95. Proceedings of the Third International Symposium on
 1995 Page(s):160 - 167

[AbstractPlus](#) | Full Text: [PDF\(128 KB\)](#) IEEE CNF**2. An SBus Multi Tracer and its applications**

Xie, H.A.; Forward, K.; Adams, K.M.; Kumar, S.;
 Test Symposium, 1995., Proceedings of the Fourth Asian
 23-24 Nov. 1995 Page(s):9 - 14

[AbstractPlus](#) | Full Text: [PDF\(460 KB\)](#) IEEE CNF**3. Development of board level simulation models of complex standard components**

Pottinger, D.H.J.; Williams, G.R., III; Kelly, J.S.; Tamboli, S.;
 Circuits and Systems, 1996., IEEE 39th Midwest symposium on
 Volume 1, 18-21 Aug. 1996 Page(s):415 - 418 vol.1

[AbstractPlus](#) | Full Text: [PDF\(420 KB\)](#) IEEE CNF**4. AKKA: a tool-kit for cosynthesis and prototyping**

Tammema, K.; O'Nils, M.; Jantsch, A.; Hemani, A.;
 Hardware-Software Cosynthesis for Reconfigurable Systems (Digest No: 1996/036), IE
 22 Feb. 1996 Page(s):8/1 - 8/8

[AbstractPlus](#) | Full Text: [PDF\(536 KB\)](#) IEE CNF[Help](#) [Contact Us](#) [Privacy & Terms](#)

© Copyright 2005 IEEE -

Indexed by

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

 [Search Session History](#)[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Wed, 8 Jun 2005, 7:00:17 PM EST

Search Query Display

Edit an existing query or
compose a new query in the
Search Query Display.

Select a search number (#)
to:

- Add a query to the Search Query Display
 - Combine search queries using AND, OR, or NOT
 - Delete a search
 - Run a search
- #1 (software hardware pointers<in>metadata)
#2 (software/hardware pointers<in>metadata)
#3 (software hardware<in>metadata) <and>
 (pointers<in>metadata)
#4 (hardware software<in>metadata) <and>
 (pointer<in>metadata)
#5 (software hardware <in>metadata) <and>
 (pointer<in>metadata)
#6 (an sbus monitor board<in>metadata)
#7 (sbus<in>metadata)
#8 (sbus<in>metadata) <and> (fpga<in>metadata)
#9 (acc<in>metadata) <and> (verilog<in>metadata) <and>
 (fpga<in>metadata)
#10 (acc<in>metadata) <and> (fpga<in>metadata)
#11 (pli<in>metadata) <and> (fpga<in>metadata)
#12 (fpga<in>metadata) <and> (c++<in>metadata)
#13 (fpga<in>metadata) <and> (c++<in>metadata)
#14 (fpga<in>metadata) <and> (hardware software<in>metadata)
 <and> (interface<in>metadata)
#15 (fpga<in>metadata) <and> (hardware software<in>metadata)
 <and> (interface<in>metadata)
#16 (fpga<in>metadata) <and> (software interface<in>metadata)
#17 (fpga<in>metadata) <and> (interface<in>metadata)

(hardware software<in>metadata) <and> (co-

#18 simulation<in>metadata)

#19 ((hardware software<in>metadata) <and> (co-simulation<in>metadata)<AND> (reconfig<or>fpga<in>metadata))

#20 ((hardware software<in>metadata) <and> (co-simulation<in>metadata)<AND> (reconfig<or>fpga<in>metadata))

#21 (fpga<in>metadata) <and> (co-simulation<in>metadata)

#22 (fpga<in>metadata) <and> (cosimulation<in>metadata)

#23 (fpga<in>metadata) <and> (cosimulation<in>metadata)

#24 (reconfigurable<in>metadata) <and> (co-simulation<in>metadata)

#25 (reconfigurable<in>metadata) <and> (cosimulation<in>metadata)

#26 (pointer<in>metadata) <and> (interface<in>metadata) <and> (gate array<in>metadata)

#27 (fpga i/o controller<in>metadata)

#28 (fpga<in>metadata) <and> (i/o controller<in>metadata)

#29 (fpga<in>metadata) <and> (address space<in>metadata)

#30 ((a general purpose interface for hardware/software cosimulation)<in>metadata)



[Help](#) [Contact Us](#) [Privacy &](#)
© Copyright 2005 IEEE -

Indexed by
Inspec

- PORTAL**
- Software-based routing engines
- Search: The ACM Digital Library The Guide
- The ACM Digital Library
- Feedback (Email) Logout Search
- Results for "software based routing engines"
- Found 7,118 of 14,422
- Sort results by relevance expanded form
- Save results to a Binder Search Tips Open results in a new window
- Result page: 1 2 3 4 5 6 7 8 9 10 next Reference scale
- Beta! 200 items
- 1 A Configurable Logic Architecture for Dynamic Hardware/Software Partitioning Roman Lysický, Frank Vahid Proceedings of the conference on Design, automation and test in Europe - Volume 1 February 2002
- Additional Information: ACMID: 6265; DOI: 10.1145/503222
- In previous work, we showed the benefits and feasibility of having a processor dynamically partition its executing software such that critical software kernels are transparently partitioned to execute as a hardware co-processor on configurable logic -- an approach we call warp processing. The configurable logic place and route step is the most computationally intensive part of such hardware/software partitioning, normally running for many minutes or hours on powerful desktop processors. In contrast ...
- Keywords:** Hardware/software partitioning, FPGA fabric, configurable logic, synthesis, place and route, platforms, system-on-a-chip, dynamic optimization, codesign, self-improving chips, just-in-time compilation, warp processors, reconfigurable computing
- 2 A hardware implementation of gridless routing based on content addressable memory Masao Sato, Kazuo Kubota, Tatsuo Ohtsuki Proceedings of the 27th ACM/IEEE conference on Design automation January 1999
- Additional Information: ACMID: 6266; DOI: 10.1145/309408
- A new gridless router accelerated by Content Addressable Memory (CAM) is presented. A gridless version of the line-expansion algorithm is implemented which always finds a path if one exists. The router runs in linear time by means of the CAM-based accelerator. Experimental results show that the more obstacles there are in the routing region, the more effective the CAM-based approach is.
- 3 A high performance routing engine T. D. Spiers, D. A. Edwards Proceedings of the 24th ACM/IEEE conference on Design automation October 1998
- Additional Information: ACMID: 6267; DOI: 10.1145/289751
- A hardware architecture for implementing Lee based routing algorithms is presented. The design features hardware implementations of the main data structures and parallelism among a number of specialised processing elements. An engine based on this architecture has been constructed which executes a sophisticated cost-based algorithm 40 times faster than a VAX 1/780.
- 4 Software overhead in messaging layers: where does the time go? Vijay Karamcheti, Andrew A. Chien Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, Volume 29, 20 Issue 11, 5 November 1994
- Additional Information: ACMID: 6268; DOI: 10.1145/309628
- Despite improvements in network interfaces and software messaging layers, software communication overhead still dominates the hardware routing cost in most systems. In this study, we identify the sources of this overhead by analyzing software costs of typical communication protocols built atop the active message layer on the CM-5. We show that up to 50-70% of the software messaging costs are a direct consequence of the gap between specific network features such as arbitrary delivery ...
- 5 Hardware/software Co-testing of Embedded Memories in Complex SOCs Bai Hong Fang, Qilin Xu, Nicola Nicollai Proceedings of the 2003 IEEE/ACM International conference on Computer-aided
- Additional Information: ACMID: 6269; DOI: 10.1145/1250000
- A novel approach for testing embedded memories in complex systems-on-a-chip (SOCs) is presented. The proposed solution aims to balance the usage of on-chip resources and dedicated design for test (DFT) hardware such that the functional power constraints are not exceeded during test while trading-off the testing time against DFT area and performance overhead. The suitability of software-centric and hardware-centric approaches for embedded memory testing is examined and to combine the advantages ...
- 6 Issues and design space exploration for codesign: Dynamic hardware/software partitioning: a first approach Greg Stitt, Roman Lysický, Frank Vahid Proceedings of the 30th conference on Design automation June 2001
- Additional Information: ACMID: 6270; DOI: 10.1145/378700
- Partitioning an application among software running on a microprocessor and hardware co-processors in chip configurable logic has been shown to improve performance and energy consumption in embedded systems. Meanwhile, dynamic software optimization methods have shown the usefulness and feasibility of runtime program optimization, but those optimizations do not achieve as much as partitioning. We introduce a first approach to dynamic hardware/software partitioning. We describe our system archit ...
- Keywords:** FPGA, codesign, dynamic optimization, embedded systems, hardware/software partitioning, platforms, self-improving chips, synthesis, system-on-a-chip
- 7 Implementing multidesignation worms in switch-based parallel systems: architectural alternatives and their impact Craig B. Stunkel, Rajeev Sivaran, Dhahabeshwar K. Pandya Proceedings of the 24th annual ACM SIGARCH Computer Architecture News - Proceedings of the 24th annual International symposium on Computer architecture, Volume 25 Issue 2 May 1997
- Additional Information: ACMID: 6271; DOI: 10.1145/258200
- Multidesignation message passing has been proposed as an attractive mechanism for efficiently implementing multicast and other collective operations on direct networks. However, applying this mechanism to switch-based parallel systems is non-trivial. In this paper we propose alternative switch architectures with differing buffer organizations to implement multidesignation worms on switch-based parallel systems. First, we discuss issues related to such implementation (deadlock-freedom, replicatio ...
- 8 Hardware support for automatic routing E. Damm, H. Gechter, K. Kaiser, F. Oehring Gmbh Proceedings of the 8th conference on Design automation January 1992
- Additional Information: ACMID: 6272; DOI: 10.1145/1250000
- A system for automatic routing based on an iterative application of Lee's algorithm is presented. An extended cell admissibility is defined for continuous design rules in coarse rectangular grids. Combined hardware and software design strategies are applied towards the definition of data structures and their kernel primitives for automatic routing. The hardware architecture and the implementation of specific structures are discussed. The resulting extended routing unit is used in a CAD syst ...
- 9 CAD for reconfigurable computing: Dynamic FPGA routing for just-in-time FPGA compilation Roman Lysický, Frank Vahid, Sheldon X.-D. Tan Proceedings of the 31st annual conference on Design automation - Volume 00 June 2002
- Additional Information: ACMID: 6273; DOI: 10.1145/503222
- A system for automatic routing based on an iterative application of Lee's algorithm is presented. An extended cell admissibility is defined for continuous design rules in coarse rectangular grids. Combined hardware and software design strategies are applied towards the definition of data structures and their kernel primitives for automatic routing. The hardware architecture and the implementation of specific structures are discussed. The resulting extended routing unit is used in a CAD syst ...
- 10 A benchmark suite for evaluating configurable computing systems: reflections, and future directions S. Kumar, L. Pires, S. Ponnuwamy, C. Nanavati, J. Golusky, M. Voigt, S. Wadi, D. Pandabai, H. Spaanenberg

February 2000 **Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays**
 Author(s) information: <http://www.cs.cmu.edu/~mihalis/>

This paper presents a benchmark suite for evaluating a configurable computing system's infrastructure, both tools and architecture. A novel aspect of this work is the use of stressmarks; benchmarks that focus on a specific characteristic or property of interest. This is in contrast to traditional approaches that utilize functional benchmarks, benchmarks that emphasize measuring end-to-end execution time. This suite can be used to assess a broad range of configurations ...

Keywords: adaptive computing systems, benchmarks, configurable computing systems, methodology, specifications, stressmarks

* A secure, distributed capability-based system (extended abstract)

Howard L. Johnson, John F. Koegel, Rhonda M. Korpela **Proceedings of the 1985 ACM annual conference on The range of computing : mid-80's perspective**
 October 1985 <http://www.cs.cmu.edu/~mihalis/>

Keywords: capability architecture, computer security, distributed system security, network encryption

* IP switching—ATM under IP

Peter Newman, Greg Mustall, Thomas L. Lyon **IEEE/ACM Transactions on Networking (TON), Volume 6 Issue 2**
 April 1998 <http://www.cs.cmu.edu/~mihalis/>

Keywords: internet protocol, asynchronous transfer mode, broadband communication, communication system control, data communication, packet switching, protocols

* East Evaluation of Protocol Processor Architectures for IP6 Routing

Johan Illius, Dragos Truscan, Seppo Virtanen **Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2**
 March 2000 <http://www.cs.cmu.edu/~mihalis/>

In this paper we present a design case study in configuring our protocol processor architecture to meet the performance requirements of IP6 routing at 1 Gbit speeds. Our methodology makes it possible to make fast reliable analyses of the problem on a high level and to find its key bottlenecks and design constraints. Based on the analyses we suggest architectural configurations for the target application. The best configurations can then be further analyzed in more detailed system-level simulations ...

* Wormhole IP over (connectionless) ATM

Manolis G. H. Karayannidis, Iakovos Mavridis, Georgios Sopontzis, Eva Kyriakopoulou, Ioannis Maroulis, Georgios Giyorgoulis **IEEE/ACM Transactions on Networking (TON), Volume 9 Issue 5**
 October 2001 <http://www.cs.cmu.edu/~mihalis/>

High-speed switches and routers internally operate using fixed-size cells or segments; variable-size packets are segmented and later reassembled. Connectionless ATM was proposed to quickly carry IP packets segmented into cells (ALoS) using a number of hardware-managed ATM VCs. We carry ATM IP is analogous to wormhole routing. We modify this architecture to make it applicable to existing ATM equipment: we propose a low-cost, single-input, single-output Wormhole IP Router that functions as a VP ...

Keywords: connectionless ATM, IP over ATM, gigabit router, routing filter, wormhole IP, wormhole routing

* Scalable Hardware-Based Multicast Trees

Salvador Celi, Dario Duato, Fabrizio Perini, Francisco J. Mora **Proceedings of the 2003 ACM/IEEE conference on Supercomputing**
 November 2003 <http://www.cs.cmu.edu/~mihalis/>

This paper presents an algorithm for implementing optimal hardware-based multicast trees, on

networks that provide hardware support for collective communication. Although the proposed methodology can be generalized to a wide class of networks, we apply our methodology to the Quadratics network, a state-of-the-art network that provides hardware-based multistage communication. The proposed mechanism is intended to improve the performance of the collective communication patterns on the network, in the ...

* The transport layer tutorial and survey
Sam Iren, Paul D. Amer, Phillip T. Conrad **December 1998 ACM Computing Surveys (CSUR), Volume 31 Issue 4**
<http://www.cs.cmu.edu/~mihalis/>

Transport layer protocols provide for end-to-end communication between two or more hosts. This paper presents a tutorial on transport layer concepts and terminology, and a survey of transport layer services and protocols. The transport layer protocol TCP is used as a reference point, and compared and contrasted with nineteen other protocols designed over the past two decades. The service and protocol features of twelve of the most important protocols are summarized in both text and tables. < ...

Keywords: TCP/IP networks, congestion control, flow control, transport protocol, transport service

* Scheduling computations on a software-based router
Xiaohu Qie, Andy Bayar, Larry Peterson, Scott Kannan **June 2001 ACM SIGMETRICS Performance Evaluation Review, Proceedings of the 2001 ACM SIGMETRICS international conference on Measurement and modeling of computer systems**, Volume 29 Issue 1
<http://www.cs.cmu.edu/~mihalis/>

Recent efforts to add new services to the Internet have increased the interest in software-based routers that are easy to extend and evolve. This paper describes our experiences implementing a software-based router, with particular focus on the main difficulty we encountered: how to schedule the router's CPU cycles. The scheduling decision is complicated by the desire to differentiate the level of service for different packet flows, which leads to two fundamental conflicts: (1) assigning pipe ...

* Case Studies: A codesigned on-chip logic minimizer
Roman Lysický, Frank Vahid **October 2000 Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/software co-design and system synthesis**
<http://www.cs.cmu.edu/~mihalis/>

Boolean logic minimization is traditionally used in logic synthesis tools running on powerful desktop computers. However, logic minimization has recently been proposed for dynamic use in embedded systems, including network route table reduction, network access control list table reduction, and dynamically reconfigurable hardware/software partitioning. These new uses require logic minimization to run dynamically as part of an embedded system's active operation. Performing such dynamic logic minimization on-chip is a challenge ...

Keywords: dynamic optimization, embedded CAD, embedded systems, hardware/software codesign, logic minimization, on-chip logic minimization, on-chip synthesis, system-on-a-chip

* CRUSADE: hardware/software co-synthesis of dynamically reconfigurable heterogeneous real-time distributed embedded systems
Bharat P. Dave, Bharat P. Dave, David J. Bhagat, Lionel M. Ni **January 1998 Proceedings of the conference on Design, automation and test in Europe**
<http://www.cs.cmu.edu/~mihalis/>

Multistage interconnection networks are a popular class of interconnection architecture for constructing scalable parallel computers (SPCs). The focus of this paper is on wormhole routed multistage networks SP-1, TMIC-5, and Meiko CS-2. Efficient collective communication among processing nodes is critical to the performance of SPCs. A system-level multicast service, in which the same message is ...

Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10 next

PORTAL

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library The Guide SEARCH

memory mapped I/O comparison

Feedback Report a problem Satisfaction survey

Terms used memory mapped I/O comparison

Sort results by relevance display results expanded form

Save results to a Binder Search Tips Open results in a new window

Result page: 1 2 3 4 5 6 7 8 9 10 next

Best 200 shown

Relevance scale

1 **Promises and reality: Server I/O networks past, present, and future**

Renato John Reato
August 2003 **Proceedings of the ACM SIGCOMM workshop on Network-I/O convergence: experience, lessons, implications**

Full text available: [pdf\(225.62 KB\)](#) Additional information: full citation, abstract, references, index, terms

Enterprise and technical customers place a diverse set of requirements on server I/O networks. In the past, no single network type has been able to satisfy all of these requirements. As a result several fabric types evolved and several interconnects emerged to satisfy a subset of the requirements. Recently several technologies have emerged to enable a single interconnect to be used as more than one fabric type. This paper will describe the requirements customers place on server I/O networks; t ...

Keywords: 10 GigE, Cluster, Cluster Networks, Gigabit Ethernet, I/O Expansion Network, IOEN, InfinBand, LAN, PCI, PCI Express, RDMA, RNIC, SAN, Socket Extensions, TOE, IONIC, iSCSI, ISER

Results 1 - 20 of 200
Best 200 shown

Relevance scale

1 **Promises and reality: Server I/O networks past, present, and future**

Renato John Reato
August 2003 **Proceedings of the ACM SIGCOMM workshop on Network-I/O convergence: experience, lessons, implications**

Full text available: [pdf\(225.62 KB\)](#) Additional information: full citation, abstract, references, index, terms

Enterprise and technical customers place a diverse set of requirements on server I/O networks. In the past, no single network type has been able to satisfy all of these requirements. As a result several fabric types evolved and several interconnects emerged to satisfy a subset of the requirements. Recently several technologies have emerged to enable a single interconnect to be used as more than one fabric type. This paper will describe the requirements customers place on server I/O networks; t ...

Keywords: 10 GigE, Cluster, Cluster Networks, Gigabit Ethernet, I/O Expansion Network, IOEN, InfinBand, LAN, PCI, PCI Express, RDMA, RNIC, SAN, Socket Extensions, TOE, IONIC, iSCSI, ISER

2 **Functional-join processing**

R. Braumandl, J. Claussen, A. Kemper, D. Kossmann
February 2000 **The VLDB Journal — The International Journal on Very Large Data Bases**, Volume 8 Issue 3-4

Full text available: [pdf\(465.22 KB\)](#) Additional information: full citation, abstract, references, index, terms

Inter-object references are one of the key concepts of object-relational and object-oriented database systems. In this work, we investigate alternative techniques to implement inter-object references and make the best use of them in query processing, i.e., in evaluating functional joins. We will give a comprehensive overview and performance evaluation of all known techniques for simple (single-valued) as well as multi-valued functional joins. Furthermore, we will describe special order-preserved ...

Keywords: Functional join, Logical OID, Object identifier, Order-preserving join, Physical OID, Pointer join, Query processing

3 **Reducing Address Bus Transitions for Low Power Memory Mapping**

Preeti R. Panda, Nikil D. Dutt
March 1996 **Proceedings of the 1996 European conference on Design and Test**

http://portal.acm.org/results.cfm?coll=ACM&di=ACM&CFID=45560516&CFTOKEN=95... 6/8/2005

Full text available: [pdf\(713.02 KB\)](#) Additional information: full citation, abstract, citations

Publisher Site

We present low power techniques for mapping arrays in behavioral specifications to physical memory, specifically for memory intensive behaviors that exhibit regularity in their memory access patterns. Our approach exploits this regularity in memory accesses by reducing the number of transitions on the memory address bus. We study the impact of different strategies for mapping arrays in behaviors to physical memory, on power dissipation during memory accesses. We describe a heuristic for selecting ...

4 **A simple and efficient parallel disk merge sort**

Rakesh D. Barve, Jeffrey Scott Vitter
June 1999 **Proceedings of the eleventh annual ACM symposium on Parallel algorithms and architectures**

Full text available: [pdf\(1.32 MB\)](#) Additional information: full citation, references, citations, index, terms

5 **Shared virtual memory with automatic update support**

Liviu Itode, Matthias Blumrich, Cezary Dubnicki, David L. Oppenheimer, Jaswinder Pal Singh, Kai Li
May 1999 **Proceedings of the 13th International conference on Supercomputing**

Full text available: [pdf\(1.20 MB\)](#) Additional information: full citation, references, index, terms

6 **A comparative study of arbitration algorithms for the Alpha 21364 pipelined router**

Shubhendu S. Mukherjee, Federico Silia, Peter Bannon, Joel Emer, Steve Lang, David Webb
October 2002 **Proceedings of the 10th International Conference on Architectural support for programming languages and operating systems**, volume 30 , 36 , 37 Issue 5 , 10

Full text available: [pdf\(1.44 MB\)](#) Additional information: full citation, abstract, references

Interconnection networks usually consist of a fabric of interconnected routers, which receive packets arriving at their input ports and forward them to appropriate output ports. Unfortunately, network packets moving through these routers are often delayed due to conflicting demand for resources, such as output ports or buffer space. Hence, routers typically employ arbiters that resolve conflicting resource demands to maximize the number of matches between packets waiting at input ports an ...

7 **Exploiting the locality of memory references to reduce the address bus energy**

Enric Musoll, Tomás Lang, Jordi Cortadella
August 1997 **Proceedings of the 1997 International symposium on Low power electronics and design**

Full text available: [pdf\(93.21 KB\)](#) Additional information: full citation, references, citations

8 **A personal supercomputer for climate research**

James C. Hoe, Chris Hill, Alastair Adcroft
January 1999 **Proceedings of the 1999 ACM/IEEE conference on Supercomputing (CDROM)**

Full text available: [pdf\(491.63 KB\)](#) Additional information: full citation, references, index, terms

http://portal.acm.org/results.cfm?coll=ACM&di=ACM&CFID=45560516&CFTOKEN=95... 6/8/2005

9

1 Detecting graph-based spatial outliers: algorithms and applications (a summary of results)

Shashi Shekhar, Chang-Tien Lu, Pusheng Zhang
August 2001 Proceedings of the seventh ACM SIGKDD international conference on Knowledge discovery and data mining

Full text available: [pdf\(590.38 KB\)](#) Additional information: full citation, abstract, references, citations, index terms

Identification of outliers can lead to the discovery of unexpected, interesting, and useful knowledge. Existing methods are designed for detecting spatial outliers in multidimensional geometric data sets, where a distance metric is available. In this paper, we focus on detecting spatial outliers in graph structured data sets. We define statistical tests, analyze the statistical foundation underlying our approach, design several fast algorithms to detect spatial outliers, and provide a cost model ...

Keywords: Outlier Detection, Spatial Data Mining, Spatial Graphs

10 Special system-oriented section: the best of SIGMOD '94: QuickStore: a high performance mapped object store

Seth J. White, David J. Dewitt
October 1995 The VLDB Journal — The International Journal on Very Large Data Bases, Volume 4 Issue 4

Full text available: [pdf\(2.58 MB\)](#) Additional information: full citation, abstract, references, citations

QuickStore is a memory-mapped storage system for persistent C++, built on top of the EXODUS Storage Manager. QuickStore provides fast access to in-memory objects by allowing application programs to access objects via normal virtual memory pointers. This article presents the results of a detailed performance study using the OOD7 benchmark. The study compares the performance of QuickStore with the latest implementation of the E programming language. The QuickStore and E systems exemplify the two ba ...

Keywords: benchmark, client-server, memory-mapped, object-oriented, performance, pointer swizzling

11 Set-associative cache simulation using generalized binomial trees

Rabin A. Sugumar, Santosh G. Abraham
February 1995 ACM Transactions on Computer Systems (TOCS), Volume 13 Issue 1

Full text available: [pdf\(1.51 MB\)](#) Additional information: full citation, abstract, references, citations, index terms, review

Set-associative caches are widely used in CPU memory hierarchies, I/O subsystems, and file systems to reduce average access times. This article proposes an efficient simulation technique for simulating a group of set-associative caches in a single pass through the address trace, where all caches have the same line size but varying associativities and varying number of sets. The article also introduces a generalization of the ordinary binomial tree and presents a representation of caches in ...

Keywords: all-associativity simulation, binomial tree, cache modelling, inclusion properties, set-associative caches, single-pass simulation, trace-driven simulation

12 IO-Lite: a unified I/O buffering and caching system

Vivek S. Pai, Peter Druschel, Willy Zwaenepoel
February 2000 ACM Transactions on Computer Systems (TOCS), Volume 18 Issue 1

<http://portal.acm.org/results.cfm?coll=ACM&di=ACM&CFID=45560516&CFTOKEN=95...> 6/8/2005

Full text available: [pdf\(196.15 KB\)](#) Additional information: full citation, abstract, references, citations, index terms

This article presents the design, implementation, and evaluation of IO-Lite, unified I/O buffering and caching system for general purpose operating systems. IO-Lite unifies all buffering and caching in the system, to the extent permitted by the hardware. In particular, it allows applications, the interprocess communication system, the file system, the file cache, and the network subsystem to safely and concurrently share a single physical copy of the data. Protection and ...

Keywords: I/O buffering, caching, networking, zero-copy

13 Session 7: Reducing transitions on memory buses using sector-based encoding technique

Yazdan Ashaghifiri, Massoud Pedram, Farzan Fallah
August 2002 Proceedings of the 2002 International symposium on Low power electronics and design

Full text available: [pdf\(266.67 KB\)](#) Additional information: full citation, abstract, references, index terms

In this paper, we introduce a class of redundant low power encoding techniques for memory address buses. The basic idea is to partition the memory space into a number of sectors. These sectors can, for example, represent address spaces for the code, heap, and stack segments of one or more application programs. Each address is first dynamically mapped to the appropriate sector and then is encoded with respect to the sector head. Each sector head is updated based on the last accessed address in ...

14 Equal rights for functional objects or, the more things change, the more they are, the same
 Henry G. Baker
October 1993 ACM SIGPLAN OOPS Messenger, Volume 4 Issue 4

Full text available: [pdf\(2.61 MB\)](#) Additional information: full citation, abstract, index terms

We argue that intentional object identity in object-oriented programming languages and databases is best defined operationally by side-effect semantics. A corollary is that "functional" objects have extensional semantics. This model of object identity, which is analogous to the normal forms of relational algebra, provides cleaner semantics for the value-transmission operations and built-in primitive equality predicate of a programming language, and eliminates the confusion surrounding "ca ...

15 Compiler-based I/O prefetching for out-of-core applications

Angela Demke Brown, Todd C. Mowry, Orran Krieger
May 2001 ACM Transactions on Computer Systems (TOCS), Volume 19 Issue 2

Full text available: [pdf\(199.03 KB\)](#) Additional information: full citation, abstract, references, citations, index terms, review

Current operating systems offer poor performance when a numeric application's working set does not fit in main memory. As a result, programmers who wish to solve "out-of-core" problems efficiently are typically faced with the onerous task of rewriting an application to use explicit I/O operations (e.g., read/write). In this paper, we propose and evaluate a fully automatic technique which liberates the programmer from this task, provides high performance, and requires only minima ...

Keywords: compiler optimization, prefetching, virtual memory

16 Emulation - a useful tool in the development of computer systems

<http://portal.acm.org/results.cfm?coll=ACM&di=ACM&CFID=45560516&CFTOKEN=95...> 6/8/2005

**F. A. Salomon, D. A. Tafuri
March 1982 *Proceedings of the 15th annual symposium on Simulation***

Additional information: full citation, abstract, references, index, terms
 Full text available: [pdf\(749.55 kB\)](#)

Emulation is playing a key role in the development of a BELLMAC-32A microprocessor-based computer system at Bell Telephone Laboratories. The emulation is used for the development of the operating system for the new computer system to permit both hardware and software development to proceed in parallel. The emulation's goal is to permit the operating system to be developed before the hardware is available. This is aimed at reducing the time and effort required in the hardware/software integration ...

17 Fastcluster failover using virtual memory-mapped communication

Yuanyuan Zhou, Peter M. Chen, Kai Li
May 1999 *Proceedings of the 13th International conference on Supercomputing*

Full text available: [pdf\(1.45 MB\)](#) Additional information: full citation, citations, references, citing, index, terms

18 Cache memory performance in a unix environment

Cedell Alexander, William Keshner, Furrokh Cooper, Faye Briggs
June 1986 *ACM SIGARCH Computer Architecture News*, Volume 14 Issue 3

Full text available: [pdf\(23.76 kB\)](#) Additional information: full citation, citations, references, index, terms

19 High-level low power design II: A VLSI array processing oriented fast fourier transform algorithm and hardware implementation

Zhenyu Liu, Yang Song, Takeshi Ikenaga, Satoshi Goto
April 2005 *Proceedings of the 15th ACM Great Lakes symposium on VLSI*

Full text available: [pdf\(723.76 kB\)](#) Additional information: full citation, abstract, references, index, terms

Many parallel Fast Fourier Transform (FFT) algorithms adopt multiple stages architecture to increase performance. However, data permutation between stages consumes volume, memory and processing time. An FFT array processing mapping algorithm is proposed in this paper to overcome this demerit. In this algorithm, arbitrary 2^k butterfly units (BUS) could be scheduled to work in parallel on $n=2^k$ data ($k=0, 1, \dots, s-1$). Because no inter-stage data transfer is required, mem ...

Keywords: array processing, fast fourier transform (FFT), singleton algorithm

20 Coherent network interfaces for fine-grain communication

Shubhendu S. Mukherjee, Babak Falaki, Mark D. Hill, David A. Wood
May 1996 *ACM SIGARCH Computer Architecture News - Proceedings of the 23rd annual international symposium on Computer architecture*, Volume 24 Issue 2

Full text available: [pdf\(1.72 MB\)](#) Additional information: full citation, abstract, references, citing, index, terms

Historically, processor accesses to memory-mapped device registers have been marked uncachable to insure their visibility to the device. The ubiquity of snooping cache coherence, however, makes it possible for processors and devices to interact with cachable, coherent memory operations. Using coherence can improve performance by facilitating burst transfers of whole cache blocks and reducing control overheads (e.g., for polling). This paper begins an exploration of network interfaces (NIs) that u ...

Results 1 - 20 of 200

Result page: **1** 2 3 4 5 6 7 8 9 10 next